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ABSTRACT
In this paper, an analysis and hardware emulation of the tracking loops for a
very flexible programmable digital modem (PDM) will be presented. The modem is
capable of being programmed for 2, 4, 8, 16-PSK, 16-QAM, MSK, and Offset-QPSK
modulation schemes over a range of data rates from 2.34 to 300 Mbps with
programmable spectral occupancy from 1.2 to 1.8 times the symbol rate; and these
operational parameters are executable in burst or continuous mode. All of the
critical processing in both the modulator and demodulator is done at baseband with
very high-speed digital hardware and memory. Quadrature analog front-ends are
used for tr_mslation between baseband and the IF center frequency.
The moduIator _ based on a table lookup approach, where precomputed samples
are stored in memory and clocked out according to the incoming data pattern. The
sample values are predistorted to counteract the effects of the other filtering
functions in the link as well as any transmission impairments.
The demodulator architecture has been adapted from a joint estimator-detector
(_ED) mathematical analysis. Its structure is applicable to most signalling formats
that can be represented in a two-dimensional space. The JED realization uses
interdependent, mutually aiding tracking loops with post-detection data feedback.
To expedite and provide for more reliable synchronization, initial estimates for
these loops are computed in a parallel acquisition processor. The cornerstone of the
demodulator realization is the pre-averager receive data filter which allows
operation over a broad range of data rates without any hardware changes, and
greatly simplifies the implementation complexity.
The emulation results confirmed tracking loop operation over the entire range
of operational parameters listed above, as well as the capability of achieving and
maintaining synchronization at BERs in excess of 10-I. The emulation resultsalso
showed very close agreement with the tracking loop analysis,and validated the
resolutionapportionment of the various hardware elements in the tracking loops.
INTRODUCTION
In 1977, a generic demodulator structure for digitaldata transmission was
derived from multidimensional detection and estimation theory, and succesfully
implemented with primarily analog hardware. [I] Six years later a patent,
"Concurrent Carrier and Clock Synchronization (CCCS) for Data Transmission
Systems" was granted on itsimplementation; and the following year, 1984, a paper,
"A JointEstimator-Detector(J'ED)for QPSK Data Transmission" was published on its
theory.[2,3]The JED structureisbased on a mathematical descriptionof amplitude
modulated carriersin phase-quadrature. As a result,itisapplicableto many widely
used, filteredsignal constellationsthat can be represented in a two-dimensional
space;forexample: M-ary PSI(,M-ary QAM, MSK, _t-QPSK, etc.[4]
The detectionand estimation operations are interdependent, such that allof the
post-detected values and estimates developed coherently aid one another. The
upshots of thiscoherency are:I) negligibledegradation in the biterrorrate (BER) for
nominal tracking loop bandwidth,s, 2) the post-detecteddata feedback used in the
estimator loop phase detectorsresultsin lessoutput jitterand cycle skipping at a
given SNR than other well known techniques, and 3) the loops can achieve and
maintain synchronization at BERs in excess of 10-I.
Over the years, numerous realizationsof the JED approach, both analog and
digital, have been built and tested. They have primarily been QPSK
implementations at data ratesranging from 64 Kbps to 20 Mbps. The subjectversion
has been designed for 2, 4, 8, 16-PSK, 16-QAM, MSK, and Offset-QPSK schemes over
a range of symbol rates from 2.34 to 75 Msps, The transmission rate for the 16-ary
modulation then can be as high as 300 Mbps.
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An extensive hardware emulation program has been written to evaluate the
hardware design. All of the performance results which will be presented have been
taken from the emulations. The hardware is currently being fabricated, so no
measurements are yet available.
MODEM IMPLEMENTATION
The modulator and demodulator conceptual architectures have been described
in detail in reference 5, so they will only be outlined in this paper to provide
continuity in analyzing the "tracking loops. Both architectures were chosen to
provide the maximum practical flexibility consistent with the modulation
techniques, data rates, operational modes, and spectral occupancies required.
MODULATOR
To achieve the greatest degree of programmability, the critical processing
elements in the modulator architecture are digital. The output of the digital
processing are in-phase and quadrature (I and Q) baseband sample sequences. These
are converted into the analog domain at baseband and mixed with quadrature
carriers to an IF. A block diagram of the modulator is shown in Figure 1 and a brief
description of its functionality follows.
Many of the most widely used modulation techniques can be represented in a
two-dimensional in-phase and quadrature (I and Q) format, for example: M-ary PSK,
M-ary QAM, MSK, etc. Therefore, a quadrature data mapping (QDM) between
"ABCD" and I, Q is necessary prior to spectral shaping.
Nyquist bandlimiting of the I, Q digitaldata is most easily realized in the
modulator hardware by means of a tablelookup. [6] This isbecause the signalinput
for bandlimiting has only a few deterministiclevels,whereas a true filterwould
have to operate on signalsand noise which existover a range of values.
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Multirate Operation
To provide maximum flexibility, it's desirable to use a single analog replication-
removal (RR) filter for the broadest practical range of data rates. This implies that
the first sample-rate-replicated spectral lobe of the data always be above a given
cutoff frequency. This is accommodated by keeping the sample rate sufficiently high
such that the first replica remains above the RR filter cutoff. In other words, as the
data symbol rate is lowered, the number of samples per symbol must be increased
proportionally. However, this technique is more easily implemented in discrete
sample-per-symbol (s/s) steps rather than continuously, and henceforth will be
referred to as "gear shifting". A convenient and practical size for each step is an
octave in data rate. The ranges of data rates for this design are listed in Table 1. The
table only goes up to 32 s/s because of transmit spectral shaping size limitations.
Table 1.
Symbol Rate Range (Msps)
Modulator Gear Shifting Rates
Samples/Symbol
37.5 - 75
18.75 - 37.5
9.375- 18.75
4.6875 - 9.375
i=l
2.34375 - 4.6875
2
4
8
16
32
For allthe modulation techniques listed,8-bitsare sufficiento yield better than
40 dB of spectral quantization noise. To remove the replicated spectra due to
sampling, an ellipticlowpass filteris used. It has a 0.2 dB equiripple passband
extending from DC to 48 Mhz (64% of the maximum symbol rate)with a stopband
beginning at 60 Mhz of minimum attenuationgreaterthan 30 dB. The sample-and-
hold effectof the D/A provides additionalfilteringto suppress the sample clock
replicationsbelow 40 dB. To avoid implementing additional analog hardware,
group delay dispersion in the replication-removalfilterwill be compensated in the
modulator table lookup. In addition, the transmit spectral shaping will be
precUstorted to account for IF and anti-aliasing filters, as well as transmission link
impairments.
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DEMODULATOR
Like the modulator, to achieve the greatest degree of programmability the critical
processing elements in the demodulator architecture will also be digital; and
quadrature down-conversion as well as baseband sampling will be used in the
demodulator front-end.
The anti-al/asing (AA) filter requ/rements for limiting the incoming bandwidth
prior to A/D conversion are very comparable to those for the replication-removal
(RR) filter in the modulator. Hence, both filters will be designed with identical
passband, transition-band, and stopband parameters.
A general block diagram of the demodulator is shown in Figure 2.
Fundamentally, it consists of in-phase and quadrature (I & Q) detection paths and
three estimation or tracking loops, namely, AGC, carrier phase, and symbol timing.
As indicated in the figure, the detection and estimation operations are
interdependent, such that all of the estimates developed coherently aid one another.
Pre-averaging receive data filters in both the I and Q channels are critical up-front
digital processing elements.
For burst mode operation, a parallel acquisition estimate processor is employed
to develop initial tracking loop startup values to expedite synchronization and
minimize the probability of PLL hangup. [7, 8, 9] Its estimates are injected directly
into the digital tracking loop accumulators.
The analog front-end converts the incoming modulated RF signal down to
baseband with a fixed local oscillator, such that a carrier offset beat frequency is
superimposed on the baseband I and Q channels. Therefore, after A/D conversion
the I and Q paths are passed through a carrier phase rotator to remove the beat,
thereby simplifying the subsequent processing. The A/D sample clock is aiways an
integer-multiple of the recovered symbol dock. Hence, its phasing is properly
aligned with the detection and transition sample points.
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Detection Path Processing
There are three major processing blocks in the I, Q data detection paths: the pre-
averager (PA)receive data filter, the carr/er phase rotator (CPR), and the quadrature
channel detection mapper (QCDM). The detection path is a/ded by the track/rig loop
estimates in the following ways. The arithmetic is fixed point, so to avoid overflow
the amplitude level estimate is used to control the gain of the incoming signal.
Automatic gain-control (AGC) is also important when the modulation technique
has an amplitude level dependency, such as QAM. The carrier phase estimate
simply rotates out the carrier beat. The symbol timing phase estimate is embedded
in the sample clock at the A/D converter. Hence, the detection path samples are
phase-coherent at their inception.
Pre-Averaser Receive Data Filter
The PA performs three very important fimc_ons in the demodulator:
1) it provides for a very broad range of data rate operation without any
hardware changes (typically a factor of 32),
2) it functions as a receive data filter and limits the single-sided incoming
bandwidth to Rs/2,
3) and it decimates the sample rate to I s/s for subsequent processing. [10]
One patent has been granted on its basic conceptual implementation, and
another is pending on its extension to provide more selective filtering. [11] For the
pre-averager realization used, the effective impulse response aperture length was
two symbols wide, and the output sample rate was 1 s/s in the data detection and
transition sample paths.
Notation
The notation that will be used throughout this paper is listed in Table 2. The 2k
and 2k-I (even and odd) subscripts denote sample values at the data detection and
transition timing instants, respectively; whereas the k subscripts refer to all sample
points. Hats denote estimated or detected values.
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rk
Q'k
Ak
Ok
q_k
12k
Q2k
12k-I
_k
(_2k
LkI2k-1
A(_22k-1
aAo
00
AA2k
A02k
A'_2k-1
KA
Ko
KA0
K_
AA2k
02k
,'.02k
_2k-1
Table 2. Notation
Incomin _ baseband in-phase samples
Incomin$ baseband quadrature samples
Unknown incoming amplitude level
Random incomin_ carrier phase
Random incoming symbol time
Post carrier phase rotated in-phase "detection" samples
Post carrierphase rotated quadrature "detection" samples
Post carrierphase rotated in-phase "transition"samples
Post carrier phase rotated quadrature "transition"samples
In-phase post-detected data feedback samples
Quadrature post-detecteddata feedback samples
In-phasepost-detecteddatafeedback difference samples
Quadrature post-detected data feedback difference samples
Initialamplitude level offset estimate
Initialcarrier phase estimate
Initialcarrier Frequency estimate
Initial symbol Rmin_ estimate
Amplitude reference level
Amplitude level error
Carrier phase error
Symbol timing error
Carrier and Clock phase detector gain constant
AGC loop gain constant
Carrier phase sain constant
Carrier frequency gain constant
Symbol timing loop gainconstant
Amplitude level offset output estimate
Carrier phase output estimate
Carrier Frequenc 7 output estimate
Symbol timin$ output estimate
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%Carrier Phase Rotator
The carrierphase rotator (CPP,) removes the frequency beat in the I and Q
channels resultingfrom the use of a fixedcarrierLO, frequency translation.Prior to
the CPR the T and Q channels may be describedby
rk --Ak [ikcos(ek)+ qk sin(ek)] (la)
Q'k = Ak [qk cos(el<)- iksin(ek)] (Ib)
Ifthe carrierphase trackingissuffidentlyaccurate,the frequency beat istaken out by
performing the two Ix2 matrix multiplicationsof equations (2a,b).
Ik= [cos(bk)--sin( k)][rk]
--Ak [ikcos(0k--_k)+ qk sin(ek.-ek)]= Ak [ik] (2a)
Qk = [ sin(ek) cos(ek) ] [ Q'k ]
- Ak [qk cos(ek_) - iksin(ek--ek)]= Ak [qk] (2b)
Quadrature Channel Detection Mapper
The quadrature channel detection mapper (QCDM) performs the inverse
operation of its counterpart in the modulator, but at a much higher resolution
because o/:the inclusion o/:noise in the demodulator. In general,the QCDM maps
the post-CPR baseband I and Q channels into as many as four paralleldata streams
(ABCD) l:or16-ary signalling. For PSK modulation techniques, the decision
boundaries are radiallines thatbisectthe distancebetween adjacent signalsin the
constellation(assuming equally likelya-priorisignal probabilities);whereas for
QAM, the boundaries form an amplitude-dependent grid pattern. The different
mappings are most easilyimplemented as a tablelookup.
I0
Tracking Loop Analysis
To facilitate coherent detection of the digital data, three tracking loops are
typically necessary: amplitude level or automatic gain control (AGC), carrier phase,
and symbol timing. In each loop there is a nominal operating setting, for example,
an ampl/tude reference level or a numerically-controlled osc/llator (NCO) center
frequency. An error signal is added to the nominal settings in each of the three
loops to make corrections for tracking. The error signals were derived in reference 3
for QPSK modulation, but are readily extendable to most two-dimensional
signalling formats. These include such popular modulation techniques as 2-, 4-, 8-,
16-PSK, MSK, Offset-QPSK, and 16-QAM. The three digitally implemented,
interdependent tracking loops will now be analyzed.
AGC Tracking Loop
For signal constellations that can be placed on a common power circle such as the
PSK and MSK formats listed above, AGC isn't explicitly necessary for the detection
process because the decision boundaries are radial lines which aren't amplitude
dependent. However, the error signal detector gain in all three tracking loops scales
with the incoming signal level; so the incoming amplitude level affects their open
loop gains and closed loop bandwidths. In addition, with a fixed-point arithmetic
digital implementation, the maximum sample value excursions must be limited to
prevent overflow.
Incoming gain or level fluctuations are generally extremely slow relative to the
data rate. Hence, for most applications a first order tracking loop is sufficient;
whereas for operation with relatively short bursts and a sufficiently accurate
acquisition estimate, the estimate can be held for the duration of the burst, and no
AGC tracking is necessary. [7,12]
A block diagram for a gain parameter model of the AGC tracking loop is depicted
in Figure 3. It consists of a gain-controlled amplifier, amplitude level error detector,
and a multiplier-accumulator (MAC) to provide filtering. The input data and error
detector multiplier input resolutions were 8-bits. The accumulator resolution was
24-bits of which the 8 most significant were used to control the gain.
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AGC F.rror Detector
The AGC tracking error signal is defined in equation (3);
_A2k= ( I2ki2k+Q2kQ2k) -
= A2k ( i2k I2k+ q2k (_2k)- A (3)
with/k = (I2k I2k + (_2k _k ). When the signals all reside on the same power circle
A
as with the PSK modulation family, A is a constant; but for constellations such as 16-
QAM,/k takes on three values as a function of the post-detection data feedback.
AGC Closed Loop Transfer Function
Dropping the subscriptsfor clarity,the amplifiergain may be expressed in terms
of the amplitude levelerroroutput estimateas
A A A
G(AA) = G_m/k/(/k + AA), such that AA > -/k (4)
Note when AA = 0, the amplifier is set to its nomimal gain.
The MAC transfer function may be written in terms of its z-transform as
ak = KA AA / (z-l) (5)
A A
where AA = G(AA) A - A. Substituting for AA into equation (5) gives
AA = KA [G(AA) A - A] / (z-l)
= KA A[Gnom A- (k+ AA)] / [(z-l) (/k + AA)] (6)
Equation (6) can be rewritten in standard second order polynomial format as
A A
AA 2 (z-l)+ AA {Ik[(z-l)+ KA] }+KA/k (A-Gnom A) = 0
A ^
AA2 (a) + AA (b) + (c) = 0 (7)
The roots of equation (7) may be found from
A
AA=-b(I± q l - 4ac / b2')/2a
=-b{l± [ 1-2 (ac / b2) + 2 (ac / b2)-... ] } / 2a
=-c/b (8)
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where only the first term in the expansion has been used since b 2 >> ac. The
resultant transfer function is then
A A
AA = KA (G(AA) A - A ) / [ z + (KA-I) ] (9)
A great deal is known about setting the dosed loop parameters to maintain
stability and the desired transient response for analog tracking loops. [13] Hence, the
impulse invariance technique will be used to find the corresponding digital loop
roots. The conversion is related as
Zroot = exp(-OATs) = - (KA-1)
The loop gain constant is then determined by
KA = 1 - exp(--<aATs)
---1 - (1 - OATs)
= OAT s
= 4(BA/R s)
where OA = 4BA and Ts = 1/Rs.
units is then
riO)
(11)
The AGC dosed loop time constant in symbol time
('_A/Ts) = (1/4) (Rs/BA)
with "CA= 1/OA.
(12)
Symbol Timing Tracking Loop
Like the AGC loop, the symbol timing loop is firstorder and requires only a
singlephase accumulator. Since a numerically-controlledoscillator(NCO) is used
to reconstructthe dock, itsinherent phase accumulator serves as the loop filter.A
block diagram of the loop is given in Figure 4. Note that the loop also contains a
multiplicative gain, M before the NCO, as well as a divide-by-N gain after the NCO.
The multiplicative gain comes about because the NCO input sample clock is higher
than the incoming sample rate. Thus, incoming samples are typically accumulated
more than one-for-one. Also, since the NCO output is at the sample rate frequency,
NRs, there is a divide-by-N in the loop. The input data and error detector multiplier
input resolutions were 8-bits. The timing phase accumulator resolution was 24-bits
of which the 10 most significant were mapped into sinusoidal sample values. After
14
Symbol Timing PhaseError Detector
The symbol timing phase error signal is defined in equation (13);
A'_2k-1 = I2k-1 Al2k-l+ Q2k-1 A(_2k-1
= A2k-1 ( i2k-1 A_2k-l+ q2k-1 A(_2k-1 ) (13)
where AI2k_l = ( I2k- I2k-2 ). If no data transitions occur, the symbol timing phase
detector output is zero. The loop gain and bandwidth are then effectively zero, and
the loop time constant is extremely long. Moreover, the best the loop can do in the
absence of data transition irfformation is to hold its last accumulated error value
and coast. For multilevel modulation techniques, the error signal is weighted in
proportion to the differential magnitude of the data transition.
Symbol Timing Closed Loop Transfer Function
The NCO transfer function may be written in terms of its z-transform as
;_ = (M/N) Kz A'C / (z-l); (14)
where/_ = Kd (1: - '_). To avoid using an extra multiplier, the loop gain parameter,
Kz is incremented in powers-of-two by shifting the bits coming in to the NCO up or
down. The phase detector gain, K<t is proportional to the incoming signal
amplitude, A2k-1, and the number as well as the magnitude of the transitions in the
data pattern. For example, for QPSK with "10..." data patterns in both the I and Q
channels, Kd is maximized; whereas with PN data, Kd would be half of that
maximum value.
Substituting for A'c in equation (14) gives
A
"_= (M/N) Kz Kd ('_- '_) / (z-l) (15)
Equation (15) may be written in standard form as
:c= (M/N) / [z + ((M/N) Kd - 1)] (16)
Again, the impulse invariance conversion isrelatedas
exp(--_Ts) = - ((M/N) Kz Kd -1); (17)
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and this yields
Kz= (4/Tq) (N/M) (B_/Rs); (18)
with the symbol timing dosed loop time constant in symbol time units as
('c_/Ts) = (Kd/4) (M/N) (P-s/SO. (19)
Carrier Phase Tracking Loop
The carrierphase loop issecond order so itcan track frequency as well as phase
variations.A block diagram of the loop isdepicted in Figure 5. Itconsistsof a phase
detector,two MACs (one fori)haseand one forfrequency),a quadrature component
generator, and a carrierphase rotator. As before, the input and multiplicative
processing uses 8-bitresolution,whereas the phase and frequency accumulators
employ 24-bits. The quadrature component generator table lookup uses the most
significant10-bitsfrom the output phase estimate accumulator.
Carrier Phase En-or Detector
The carrierphase detectorresponse isdescribedby
A A
A02k = 12kQ,2k-Q2k I2k
A A
= A2k (i2kQ,2k-q2k I2k)
= Kd sin(e?.k- 02k)
When the phase differenceissuffidentlysmall,lineartrackingresults
A
ae2k = Kd (e2k - e2k)
(20)
(21)
Carrier Phase Closed Loop Transfer Function
The z-transform for the two accumulators is
= IX0 A0/(z-1) + I<_o aO/(z-1) 2]
Substituting in equation (21) gives
A ^
= [KoKd (e- o)/(z-1) + 1<_0Kd(0 - O)/(z-1)2]
(22)
(23)
16
D/A conversion and low'pass filtering, the sinusoidal samples were passed through
a limiter to produce the properly phased clock waveform.
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Grouping terms and rewriting equation (23) into a transfer function format yields
_/e ffi[_ Kd (z-l) ÷ Xae _] / [(z-1)2 ÷ Ke _ (z-l) + Xae Kd]
= Kd [K0 (z-l) + Ka0 ] / [z2 + z (K0 Kd - 2) + Kd (KAo - K0) + 1] (24)
Because the analysis of analog tracking loops is well known, the discrete-time
response of equation (24) will be related to the analog transient response as follows.
In standard second order notation, the complex roots in the analog s-domain are
s =--% (_ + j _TU'_) (25)
To preserve the closed loop phase stability predicted by the s-plane analysis, the
impulse invariance transform of equation (10) is combined with equation (25) to
give
Zroots = - exp [-canTs (_ + j _'_)1 (26)
Expanding equation (26) and equating it with the denominator of equation (24)
yields two simultaneous equations for setting the carrier tracking loop parameters
Kd (Kao - K0) + 1 = exp (-2_¢a0Ts)
K0 Kd- 2 =-2 exp (_co0Ts) cos [o_0Ts(_ )1
These equations may be expanded in series form as
(27a)
(27b)
Kd (Ka8 - K0) + 1 = 1 - (2_m0Ts) + (2_000Ts)2/2-... (28a)
K0 Kd- 2 --2 [1 - (_coOTs) + (_co0Ts)2/2-... ] [1- (co0Ts) 2 (1 - _2)/2 +... ] (28b)
Recall that the sampling rate of these loops is one sample/symbol, and the closed
loop bandwidths typically average sample values over hundreds of symbol times.
Hence, 2_co0Ts << I, so equations (28) may be approximated with lower order terms
as
Kd KA0 = (co0Ts)2 (29a)
Kd K8 = 2_co0Ts (29b)
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For a second order tracking loop, the carrier noise equivalent bandwidth, B0 is
equated with the natural frequency, coo by
Be = [_ + 1/(40] ¢ao/2
= 0.5303 coo (30)
when the damping ratio, _ = l/"_ 2. Then, equations (29) can be related in terms of
the normalized ratio of symbol rate to bandwidth as
KA0 = (3.556/Kd) (B0/Rs) 2 (31a)
K0 = (2.667/Kd) (B0/Rs) (31b)
EMULATION RESULTS
The transientresponses of the three trackingloops was emulated as a means for
validating the analysis. The tracking loop output estimate frequency domain
quantizationnoise was also emulated to verifythe hardware bitresolutionsselected.
Finally,the acquisiton and tracking behavior of the loops with additive white
Gaussian noise (AWGN) was evaluated at very low SNR. Although the emulations
were run for allof the two-dimensional modulation techniques described in the
introductory section,space limitationsdictatethat only the QPSK resultswill be
presented.-
TRANSIENT RESPONSE
To evaluate the transientresponse of the trackingloops,the acquisitionestimate
injectionwas disabled. The firstorder AGC tracking loop has a normalized time
constant of Rs/4BA symbol times,whereas the symbol Rming loop isRs/2Bz. Their
respectivetransientresponses are shown in Figures 6a,b for normalized design time
contants of 75 and 150,respectively.The marks on the horizontalaxes indicatethe
measured emulation time constantsof approximately 80 and 130 symbol times. The
agreement isactuallyvery dose considering thatonly 7-bitsare availableto quantize
the gain coefficientsover a relativelybroad range of Rs/B. In addition, the AGC
loop analysis was non-linear, and the symbol timing loop transient is pattern
dependent; such thatitisfasteror slower depending on whether the probabilityfor
the localizedgroups of data transitionsisgreateror lessthan 0.5,respectively.
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The second order carrier tracking loop transient is depicted in Figure 7. With the
damping ratio, _ - 1/4 2 the overshoot should be about 22% or 10", and the Rrst zero
crossing of the transient should occur at 0.583 (Rs/B0) - 175 symbol times. The
emulated values in the figure agree quite precisely with these predictions which are
based on the analysis.
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Figure 7. Carrier Phase Tracking Loop Transient with Acquisition Estimate Disabled
OUTPUT ESTIMA_ QUANTIZA_ON NOISE
The worst case output estimate quantizationnoise isillustratedin Figures 8a, b,
and c,foroperation at the minimum symbol rate,2.34375Msps with no noise added.
All three outputs are exceptionallypure and exhibitnegligiblequantization noise
levelsthatare well below 40 dB.
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Figure 8a.
Figure 8b.
Figure 8c.
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ORIGINAL PAQE IS
OF POOR QUALITY
@MINIMUM SNR REQUIRED FOR ACQUISITION AND TRACKING
Tracking loop operation at low SNRs was evaluated by including AWGN in the
emulation channel. The minimum SNR, rounded up to the nearest half dB, at
which the demodulator could consistently acquire and track in burst mode is listed
in Table 3. Because of the complexity of the emulation and the relatively long
period of time it took to run a single data burst, these measurements were made on
a burst-by-burst basis and as such cannot be directly related to a burst detection
reliability.
Observe that the BERs are all on the order of 10-1. This is due to the effect of data
feedback, where the tracking loop SNR drops by approximately 3 dB when the BER =
1.5 e-1. That is, 85% of the feedback is correct, and 15% drives the loop in the wrong
direction.
Table 3.
Mod. Technique
i
BPSK
i
QPSK
Minimum SNR
Et/No
0.0
i i,,
0.0
i
1.5
i
4.0
Offset-QPSK
8-PSK
16-QAM
J i
16-PSK
for Acquisition
BER
1.0 e-1
and Tracking
1.3 e-1
1.6 e-1
2.2 e-1
I'reamble Length
32
ii
64
64
96
112
1
144
The three time-domain trackingloop outputs are shown in Figures 9a, b, and c,
for Eb/No = 0 dB. Observe thatthereislittlediscernablenoise on theiroutputs with
the exception of the symbol timing, which has been amplified by a factor of 1024/96
relative to the actual design output level, because of limitations in the emulation
run time.
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Figure 9a. AGC Tracking Loop Output Estimate
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Figure 9b. Carrier Phase Tracking Loop Output Estimate
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Figure 9c. Symbol Timing Trackin& Loop Output Estimate
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CONCLUSIONS
The .tracking loop architecture based on the JED approach does indeed perform
very well for a broad class of modulation techniques. The analysis is quite accurate
in setting the loop parameters as weft as predicting their transient behavior. Both
acquisition and tracking performance abruptly degrade at BERs on the order of 10-I
as a result of an effective reduction in loop SNR through errors in the data feedback.
It was not possible to run emulations over a large number of bursts because a single
burst required on the order of 10 minutes to process. Although the measurements
presented in this paper were confined to QPSK signalling, the measured results were
analogous for all of the two-dimensional modulation techniques mentioned in the
introduction.
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